Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
sorry
i could not implement the delay using the way you guys have told can you please show me any model where delay is implemented using BRAM cause i m confused about the input ports like wea,web ,ena and anb .
THANKS!
Hello evreyone!
i m working with spartan3 fpga kit, for programming it i m using xilinx system generator tool box, now i want to use BRAM block of system generator to delay my data for 200 cycles kindly tell me how to use BRAM block for delay purposes.
i want to ask that how many samples or pulses are required by an iir and fir filter according to their order in other words how many samples a filter will take as an input data to process at a time
hi evryone i m woking wth fpga spartan 3 kit i need to implement a 3rd order high pass iir filter on fpga,i have made a system generator model in matlab it is working properly so far simulations are concrned but in real time implementation it is not giving any filter response now i want to...
i m doing a project on implementation of iir filters using system generator based fpga. i m using spartan 3 starter kit for this purpose however i m facing problem as it is not providing me with any iir filter response while on the same fpga fir filters are working properly, can sombody help me...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
