Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
can you tell the diff between this two assignments
if( rising_edge(clk))then
d_in(width-1 downto 0)<= d_out(width-1 downto 0);
end if;
if(rising_edge(clk)) then
for i in 0 to width-1 loop
d_in(i) <= d_out(i);
end loop;
end if;
sorry i entered wrongly. Now,i enter correctly.
my question is...
can you tell the diff between this two assignments
if( rising_edge(clk))then
d_in(width-1 downto 0)<= d_out(width-1 downto 0);
end if;
if(rising_edge(clk)) then
for i in 0 to width-1 loop
d_in(i) <= d_out;
end loop;
end if;
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
