Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Assume a can chain of 5 bits.
Si->scan flops[1] …>scan_flop[5]->SO
Explain normal scan shift operation , what are the values shifted out scan ?
Assume if 3rd flop has setup violation, what are the values shifted out ?
Assume if 3rd flop has hold violation, what are the values shifted out from...
reset issues in DFT
Hi thr,
which reset is considered with respect to DFT. Does asynh reset has any issue while peforming DFT . Pls do give more details on this.
DFT- coverage
I am working on ATPG using cadence encounter test, getting low coverage for transition faults( at speed) . the tool reported the warnings but these warnings are not affecting the low coverage.
Can anyone help me how to dig further to find which part of the logic is not tested? how...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.