Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
trying to size transistor
1 what should be w/l ratio at 32nm?
2 after sizing transistor using µn/µp ratio from netlist is not getting equal rise time and fall time. should i follow another approach to get scaling factor?
i am working on leakage power minimization of 4 bit CLA but many of the proposed methods are not working well with circuit.
1. upon applying diode connected power gating the maximum output is 600mV that should rather be 1V. what should be the reason?
2. when added only footer network the...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
