Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by istyle

  1. I

    veriloga problem met in hspiceD simulation

    I don't know exactly how to set the parameters. I have tryed to type in "nlIncludeVerilogaFile(hspiceD verilogafilename t_master)" in the CIW, but system replies "*Error* - eval : unbound variable - hspiceD".
  2. I

    veriloga problem met in hspiceD simulation

    i have a circuit constucted by veriloga symbols and mosfet. When i simulate it in hspiceD simulator , the system prompt "Netlist Error: Formatter method nlIncludeVerilogaFile not defined." "Netlister: There were errors, no netlist was produced." ...uncuccessful. What should i do to...
  3. I

    Help----spectre fatal error "input.scs"

    input.spplog First of all , thanks a lot for the help from goldeboy huojinsi erikl. Now I have found the origion of the problem,although i still haven't totally settle it. But at least i know the reason. That is I have loaded a wrong model for the schematic in ADE for spectre. A silly...
  4. I

    Help----spectre fatal error "input.scs"

    to include spice netlist in cadence spectre It's my circuit schematic. It's an typical example and should not has some theory mistake. Where could I find the two files, i.e. input.scs and input.spplog? From the two files, can i makeout the mistake? I think it should be a common...
  5. I

    Help----spectre fatal error "input.scs"

    fatal error spectre fatal error found by spectre during circuit read-in "input.scs" 2: xSPICE Reader failure, see SPICE Reader log file:"input.spplog" What does it mean?? What kind of problem with my circuit? Thanks for help !!!
  6. I

    question about the comparator's operation regions

    It's a fig of operation reagion of comparator. And the formula describes the vout when the comparator work in the REG_MIN region (which is a Linear region). My question is : 1. How could we derive the formula? I think the relationship of Vout and A in the formula is strange. 2...
  7. I

    a question about "vpp"

    I see! Thank you all :)
  8. I

    a question about "vpp"

    Do you mean that vpp has nothing to do with the supply voltage?? And if we set the input range to be 2vpp, then it only means a range and can't get the exact max and min voltage value??
  9. I

    a question about "vpp"

    In the adc papers, I often see the words like "the input range is 1.5Vpp". But what does it exactly mean? (For example: 1)the single supply voltage is 3v 2)the double supply voltage are...
  10. I

    How to simulate INL/DNL of Dac

    monte carlo simulation for inl and dnl The document you provide is very useful, thank you so much for helping the newer.:D

Part and Inventory Search

Back
Top