Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi
Iam running PTPX for power estimation using VCD flow.
I would like to know how PTPX calculates glitching power?
If anyone is aware, kindly enlighten
Thanks
Hey
If my understanding is correct, the toggling for the propagated clock nets would be there in the VCD as well right? So irrespective of the source the toggling info. for every clock net would be available for power estimation
Kindly clarify this
Hi
Thanks for your reply.
As per my understanding the clock definition would be there in the VCD as well (along with the switching info for the clock).
So any information provided by the SDC would get overwritten with the info in VCD.
So why would we require the SDC?
Could you kindly ponder...
Hi
I am running PTPX for time based power estimation using VCD for switching information.
I wanted to know that since all the switching information for nets/clock etc are present in the VCD why do we require the SDC for VCD based PTPX flow?
Kindly answer this query
Thanks
Hi
I am running PTPX for power estimation for a large design the turnaround time for which is around 30 hours.
I would like to reduce the turnaround time for this by using multi core processing (distributed processing).
Can someone kindly help me with this ?
Your help is highly appreciated...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
