Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello everyone!
I'm trying to design an inverter layout in cadence but when I import a nmos that's the wrong layout with a white box. and Pmos has the correct layout. This is a screenshot from nmos and pmos beside together. tnx
hello, everyone, I try to simulate input referred noise in the differential amplifier but there is some wrong in my code or maybe my netlist that makes noise=0, if it is possible to check it. Thanks a lot for your help!
******************************technology ******************...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
