Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: d flip flop code in vhdl
The Code:
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY dtri IS
PORT(
clk,clrn,prn : IN STD_LOGIC;
d : IN STD_LOGIC;
q : OUT STD_LOGIC
);
END dtri;
ARCHITECTURE a OF dtri IS
BEGIN
PROCESS(clk,clrn,prn)
BEGIN
IF clrn='0' and prn/='0'...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
