Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello everyone,
Currently I'm working on making my design as small as it is possible.
(smallest achievable LUT count)
I've already tried to achieve this goal using some tricks like conversion from case statement to internal tri-state logic, or mapping logic to BRAM.
Unfortunately results...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
