Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by icpaopao

  1. I

    How to get the duty cycle of a frequency with Hspic?

    I use the cosmosScope,too. But I need to repeat this process for many corners,so I want to find a convinient way. And I am in the same trouble of caculating the jitter. Could you have any advices? Thank you.
  2. I

    How to get the duty cycle of a frequency with Hspic?

    Thank you. But I have 300 cycles. And I wanna get the average. Then , how to repeat these'measure's quickly?
  3. I

    How to get the duty cycle of a frequency with Hspic?

    How to get the duty cycle of a frequency with Hspic? I want to get the duty cycle with the 'measure'. How can I do ?
  4. I

    how to decide the err amp output dc level in dc-dc converter

    Thank you, tekno1. Could you give me a detailed design process,please? I am still not sure about setting the current sensing output voltage.
  5. I

    how to decide the err amp output dc level in dc-dc converter

    So, the Vfb and Vsense are both AC signals. Only the err amp' s output voltage Vc and Vramp are regarded as DC value. Then only know the ramp, and the duty cycle, I can decide the Vc. Is it right?
  6. I

    how to decide the err amp output dc level in dc-dc converter

    The err amp's output voltage is used to be the threshold of the PWM comparator, and the another input of the pwm comparator is the mixed voltage of the ramp and sensed inductor current. So, the two parameters that are the ratio of the current sensing and the err amp's output voltage can both...
  7. I

    how to decide the err amp output dc level in dc-dc converter

    Thank you for reply. I know the ramp's range, but I can't be sure the exact value.
  8. I

    how to decide the err amp output dc level in dc-dc converter

    err amp :?::?: When designing a dc-dc converter, usually a err amp is used to amplifier the voltage diffenrence between Vfb and Vref. When I design a err amp, I don't know what the err amp output voltage should be. And in some production, this node's voltage is called Vc. So, the question is...
  9. I

    How to simulate the nonlinearity of a relaxation oscillator

    Got it, thank you. I get the period jitter. But how to simulate the HD2,HD3? why HD2 is xx dB, but total harmonic distortion = 73.3390 percent why the units of the HD2 and THD are different?
  10. I

    How to simulate the nonlinearity of a relaxation oscillator

    YES. HD2 means 2nd Harmonic Distortion. Thanks. Yes, it's period jitter. I find the definition. 'Period jitter is the measurement of a signal, generally a repeating signal, from one edge to another similar repeating edge. Common period measurement tools measure the rising edge of a signal to...
  11. I

    How to simulate the nonlinearity of a relaxation oscillator

    Thank you for reply. 1. I can get the v-f curve,but HD2, HD3 is usually used to descripe the nonlinearity, how can I get the HD2, HD3? 4. From some products, I found the parameter of output jitter is 50psp-p. How can I get it(psp-p) from eye diagram?
  12. I

    How to simulate the nonlinearity of a relaxation oscillator

    cosmosscope eye diagram jitter I have some questions for help. 1. How to simulate the nonlinearity of a relaxation oscillator. 2. Why some papers use HD2 to descripe the control linearity of a oscillator instead of the THD or HD3. 3. what's the difference between ' .fft , .four ' 4. What type...
  13. I

    Good book for VCO design

    Could you please tell me where can download this paper
  14. I

    How to simulate the maximum output current of a boost DC-DC

    Thank you. You make me suddenly see the light. But,how to find the peak efficiency for very heavy loads so that I could set the right current limit.
  15. I

    How to simulate the maximum output current of a boost DC-DC

    Does current limit reduce the efficiency? Current limit would prevent the duty cycle to be too large, the small duty cycle would reduce the boost converter's efficiency. Added after 12 minutes: If given the boost dcdc converter has no current limit and not to consume power , the load...

Part and Inventory Search

Back
Top