Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: vlsi mini projects based on fpga design using hdl verilo
Hi sudhirkv,
I first want to be properly grateful to u.I know this should work if all the timings are OK.
and I use modelsim and LA to find the error,but I cannot find any error.
however, when I take it to another...
Re: vlsi mini projects based on fpga design using hdl verilo
hi sudhirkv,
I have done as you say and also seen the datasheet but the result is wrong.
I still can not find why column address does not change.
What are the reasons can cause this...
Re: SDRAM controller
Hi leonqin,
thanks for your suggestion but my boss asked me use Xilinx.
Hi mytechface,
do you mean that CAS should be "low" when read and write?
And the other time it should be...
Re: SDRAM controller
My SDRAM controller is set at 30 MHz and latency=1 clock.
I use the verilog.
------------------------------------------------------------------------
`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company:
//...
SDRAM controller
My boss gave me a job is to design a SDRAM controller.
The SDRAM is produced by the Hitachi and the model is " hm5216165".
I already design it according to the datasheet .
However, I encountered a big problem.
I can use the mode of "single write/single read",but when I ues...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.