Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by ian227

  1. I

    do somebody have the software called LINC2

    linc2 I read the article I feel the sotware is good may u give me the software? or any link?
  2. I

    The issue about RFIC CMOS design using real component match

    Firstly I use the ideal inductor and capacitor to design Then I instead of real passive component but the performance change very much how to use real passive component to simulate CMOS RFIC I use ADS with TSMC model The Q of inductor is very low which change with freq. and geometry I try to...
  3. I

    how to simulate a simple CMOS common gate amplifier us ADS

    I am confused about gm=1/50 when I tune the transistor width size and bias to vary gm I found when gm=0.02 but not to match 50 Ohm Zin real part is not 50 I chose Detailed in s-parameter simulation to watch Gm what's wrong with my operation?
  4. I

    how to prove the funtion source degeneration inductor by ADS

    I am so confused about a source degeneration inductor what element should I put to prove the funtion in ADS schematics? give me the right schematics and the right procedure thanks
  5. I

    After reading Tomas Lee , I have the question

    Wopt=1/3wLCoxRs the unit is so weird Wopt um Cox mF/m^2 may u give the CMOS gate width for 0.18 um TSMC at 2.4GHz? I have the big trouble in designing the LNA
  6. I

    Need Zigbee specifications for LNA

    I want to design LNA for zigbee Do u know RF spec such as P1dB, IP3, power consumption, NF, VDD and so on for zigbee? I use 1.8 Volt VDD
  7. I

    LNA mismatch gain noise issue

    I use NFmin VS bias to find minimum NFmin and then I plot ga and noise circle I find their vswr r very high so it make very mismatch S11 is very very bad how to solve?
  8. I

    How to use ADS to find CMOS inverse region

    The paper say that CMOS biased in weak or moderate inverse region is suitable for low power application. which curve should I plot to find the region? May u give a ADS example?
  9. I

    Can the Ls improve NF?

    I read the paper it mean that Ls ( source degenerater )would help improving NF but I simulate with and without Ls respectively. It is not desired why?
  10. I

    Using the Ls and Lg matching method

    Re: Matching issue only use source degenerater and gate inductor to match 50 center frequency is 2.4 GHz and in your example the inductor value is huge no process supply this value
  11. I

    Using the Ls and Lg matching method

    if input impedance is 258-j670 I want to use Ls and Lg method but I found Lg is always very large Max inductor value is limited 10nH How to match?
  12. I

    Help me simulate the NFmin vs bias and design an LNA in ADS

    I use ADS to simulat the NFmin vs bias I am so stupid. I should plot NFmin vd Vbias and I-V curve but i find someone can only plot NFmin vd Ibias if someone have an idea, may u give me the ADS example After i determine the bias and width, i use inductor etc. to match but the nfmin is...
See more

Part and Inventory Search

Back
Top