Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
verilog lookup table
To implement a look up table for such as a multiplier, beside using a two dimentional array such as
reg [10:0] mem_arry[15:0]
and then initialize them in the "initial" block to the value you want?
Is there any other way of doing this?
I know that in VHDL, use can use...
Hi,
I am preparing to do a project for a senior project that has practical application but I am not sure what area of application yet.
I have background in both digital/FPGA and analog and also software. I am thinking of doing something embedded but I am not sure yet.
Could you suggest...
I am looking for a job that require previous experiences in using Protel. Although I've been playing around with the tool for awhile, could you give some idea what are some of the questions you would ask?
For Protel program, after schematic and layout, what files do I need to send out for PCB fabrication and then circuit board assembly?
I need sort of to plan ahead.
What are other files that needed to be generated for the process from layout to the entire board manufacturing?
Thank you.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.