Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
The following books are very good books:
Digital Design Principles and Practices by John F. Wakerly
Advanced Digital Design with the Verilog(TM) HDL by Michael D. Ciletti
There is Truely Random Bit Generator in many Smart Card IC. You can use it.
In addition, RPG100 of FDK is a IC that generates Truely Random Bit compliant to the FIPS 140-1 spec.
I am assigned to design a small SOC chip. There are cpu, memory and some digital/anolog modules are used in it. About test, the desire is:
(1) The least test pins are used.
(2) The least test time.
(3) The smallest area of test circuit.
Please help me to find a good solution. Thanks.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
