Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,frieds,
Sorry for my English.
During placing and routing ,the scan chain generated before is broken and reordered. In this case ,I generate test patterns with new netlist and spf file which is generated before placing and routing. Is this a true methodology? If not ,how to regenerate the...
Hi,friends
I use tetramax to write out pattern file in two kinds, stil and v,that is write_patterns -f verilog_single_file or write_paterns -f stil . Now I want to verify whether the generated patterns are right or not and I simulate it by adding the verilog_single_file ,dut module ,library...
Hi,friends
When generating patterns with tmax , I need to add the library models .Now, I have two kinds of library named smic18, the difference is one have 'specify' block while the other doesn't . Which one should i use?
Besides, during the post-simulation ,which test the design of test...
Hi,all
I now face a problem.
After P&R, I want to simulate the pattern with sdf file in modelsim 6.5. The patterns are written in parallel style. When I set sdf file like this ,simulate -> start simulation -> SDF -> Add -> SDF FILE ->Delay typ. When the 'Delay' option is set to 'typ' , the...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
