Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by hsyoo125

  1. H

    Uncertainty for variation

    Timing derate does not take effect on clock uncertainty. (At least, for STA) You may regard clock uncertainty as additional timing margin.
  2. H

    Multiple scan clocks and strobe time

    Hi, I am trying to make a test protocol with DC. This is the script. set_scan_configuration -style multiplexed_flip_flop \ -chain_count 13 \ -clock_mixing mix_clocks \ -add_lockup true \...
  3. H

    Question: control/observe points clocked by internal clock

    Question: control/observe points clocked by internal hook up pin Hi, I met a problem while I put test points with DesignCompiler. This chip has 5 bit mode pins. Each mode corresponds to one operation mode, such as FUNCTION_MODE/SCAN_TMODE/BIST_TMODE/JTAG_MODE/.... The hierarchy is, -...
See more

Part and Inventory Search

Back
Top