Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Thanks for the explaination. Unfortunately, we didn't find other rules for high poly density checking in this process than this rule.
Do you mean that we can't rely on this rule for doing the high poly density checking?
Is there anyone who's used UMC 28nm for analog circuit before?
In this process, the POLY high density checking window is 1mmX1mm stepping 500um, is that possible? It's a big question mark.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.