Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello, thank u for the response, I cannot use Verilog because i am not allowed to do so. The university only allows VHDL and SystemC
---------- Post added at 13:35 ---------- Previous post was at 13:27 ----------
Thanks for the response, I also think that AHB is a little bit simpler, but the...
Hello everybody,
i am new in Hardware design have a project in designing an AXI Bus in VHDL and testbench in SystemC (Co-verification). I read some documentation and have understood how it works, now could some experienced persons tell me which are the steps i should follow, for example what...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
