Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by hk2004

  1. H

    Tempco prediction after trimming--need guru's answer

    Dear all, I am designing trimming bandgap reference. The trimming range, or trimming bit is identified from the 6-sigma monte carlo simulation. What I mean is, the worst case of monte carlo simulation results can be trimming fallen within the spec. but how can I guarantee the tempco meet...
  2. H

    Please suggest how to characterize a bandgap tempco curve.

    I have the same quesiton. The experienced engineer help on this, please.
  3. H

    BGR design, need help from experienced designer

    Hi Dick_freebird, i quote your comments below. YOU: With a two-resistor trim you only need to measure two temps because you don't have the access to do anything about curvature. ME: This is the well-known first-order compensation technique. Is this enough to achieve 30ppm performance in...
  4. H

    BGR design, need help from experienced designer

    I am working on the trimming bandgap reference design, the target performance is 30ppm. Some questions need help from experienced designer, thanks so much. 1. Generally fomular for Vref output, Vref= (R2/R1) * (lnN) + VBE. Someone mentioned that adjusting R1 to trimming TC, the reason behind...
  5. H

    questions about "CDS_Netlisting_Mode" (IC5.0.0)

    cds_netlisting_mode I have the same question with the poster. But my cadence version is IC5141(sub_version : 5.10.41.169) Would you please clearly advise me how to solve this problem? I have stuck at this quesion for one whole day. thanks.
  6. H

    problem of analog artist for IC5141 on SUSE10.0

    Dear friends, I just finished the installation of cadence IC5141 base (it appears : sub-version 5.10.41.169 when start the icfb after installation). When I start artist analog simulation , it is reported "Waveform type must be specified if any waveform parameters are given". export...
  7. H

    stanford ee315 Data Converter class video

    If you have such video, would you please tell me how to get it?
  8. H

    suggestion on poly phase generator circuits

    I need to generator single tone four phase for testing my chip from one input signal. I browse many webpages without any finding. Any suggestion are welcome . thanks.
  9. H

    MSc Signal Processing from NTU - advice needed

    signal processing at ntu For my opion, I will not resign my job. Experience is so important. Signal processing is not so hot. No many positions are waiting for your after you finish your msc course. By the way, I am in HongKong.
  10. H

    stanford ee315 Data Converter class video

    The same question . Please ! Or leave your contact.
  11. H

    reg:video lecture download on analog

    lang.stanford.edu Has anybody already downloaded it? I am urgent to get it. I am a student on this field. Your generosity is really appreciated. thanks.
  12. H

    anybody has access to standord EE314 RF Integrated Circuit

    This course is video online, but only for standford. Does anyone help on this? **broken link removed**
  13. H

    Opamp using Gain Boosting Technique

    Please read the attached paper, I think you will learn much from it. have fun, HK2004
  14. H

    May I run spectre simulation with hspice model?

    If you use hspice simulator(you can choose simulator in cadence enviroment if you have such license), you can run simulation directly with hspice model. Otherwise you need spectre model, which is quite different format from hspice.
  15. H

    how to measure the average power in a resistor?

    In the hspice output netlist, there is voltage(current) description on the resistor.

Part and Inventory Search

Back
Top