Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
xilinx gclk
If you use FPGA Express, then You avoid this problem to use constraint edit.
after GTECH mapping, You have to edit constraint. select port TAB, then
check "don't use" global buffer section at non-dedicated clock pin.
place & router engine don't complain.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
