Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hello all,
I understand this is a very basic doubt to post. but please help me out in this. My problem is, It has been said floating point numbers give a wider range of values compared to fixed point representations. I came to know the range of values for double precision floating point numbers...
for any FPGA(be it spartan, virtex, any) with x no: of CLBs, is it necessary to have
1. no of slices- 2x
2.no of LUTss- 4x
3. no of FFs- 4x
Is there any particular/fixed ratio for these.
I found this to be the case in virtex fpga.
Hi,
I am using Xilinx ISE 9.2 for my program code. Will the number of slices used, slice registers used, LUTs, IOBs etc change if we change the FPGA device, if we use the very same program for all these devices? Am working on Virtex2p, vitex4, spartan3, spartan3e... The same program should use...
Hi all, I am working with Xilinx ISE. As my objective was to do some comparative study using my code , and I got to see a paper almost using the same code using Virtex XCV 1000. I tried to synthesize my code by selecting that device (XCV1000)from the ISE,for comparison. But unfortunately i...
Hi all, I am working with Xilinx ISE. As my objective was to do some comparative study using my code , and I got to see a paper almost using the same code using Virtex XCV 1000. I tried to synthesize my code by selecting that device (XCV1000)from the ISE,for comparison. But unfortunately i...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
