Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Im using cadence Innovus to try and make a custom gate array in Cadence Innovus. Ill eventually need to route this gate array but Im simply just trying to make an array of custom cells first. What are the commands and flow for this ? Any help is appreciated, thanks in advance !
I am trying to find the critical paths of the ISCAS benchmark circuits, and am not sure how to do that. Is there a method of doing this in Genus, as well as finding what types and # of gates are in this path?
Thank you in advance !!
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
