Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hi
i am a new in fpga programming so if anyone could help me out in clearing this confusion between simulink clock period,fpga clock period(sysgen token) and sample period in respective blocks of the design????
for example if my starter board spartan 3 has a clock oscillator of 50 Mhz so will...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
