Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by heng155

  1. H

    Generating the bias voltage of an op-amp

    Bandgap Reference you can use a opamp as a voltage follower, and a DAC which tuning up the 1.4V and VDD
  2. H

    Ring Oscillator with Delay

    You can use a much small & slower Ring Oscillator to set the timng.
  3. H

    please help me on veriloga debugging

    please help me on veriloga debugging. I wrote my first verilog-a script for lfsr. But it doesn't work correctly. thanx!
  4. H

    Why minimum W/L of transistor is 3/2?

    model file is for your to simulate your circiut Technology file is the define of your process layers, for you to draw the layout Someone call drc lvs rce rule files Technology file, for you to verify your layout
  5. H

    Offset varation in different processes

    offset www.extra.research.philips.com/mscs/publications98/IEDM_match.pdf
  6. H

    Shanghai Design Center

    Fudan, Jiaotong, Dongnan(southeast)... as protose said Chengdu and Xi'an University of Electronic Science and Technology are good as well
  7. H

    How to deal with noise on mixed Signal IC design

    guard ring for sensitive analog part, seperate vcca & vccd, decoupling capacitences for vcca (especially sorround sensitive analog circiut), decoupling capacitences for very big inverters ,add decoupling caps on your unused space , shied your long wire dc bias with power supply wire
  8. H

    RCE by calibre, how to do post-simulation with spectre

    spectre　post-simulation Hi, I used calibre to do RCE, and set the output ‘format’ to ‘spectre’, ‘use name form’ to ‘schematic’. Then calibre generated three files: just_for_test.pex.netlist just_for_test.pex.netlist.pex just_for_test.pex.netlist.JUST_FOR_TEST.pex. The...
  9. H

    How to improve the PSRR of a Bandgap?

    The PSRR of my Bandgap is poor. AC:It is about 60db at low frequency. When noise is higher than 10KHz, the PSRR value qiuckly rolls down. And it reaches 0 at about 40MHz. Transient: 30mV supply noise got 80mV output noise!!!:cry: My schm. is attached. And the Op-amp's Gain is 76dB and roll down...
  10. H

    bandgap & BJTs in TSMC18

    You're right. Thanks!
  11. H

    bandgap & BJTs in TSMC18

    I don't think so. In double well process. Pplus(in n-well)-Nwell-Psub is a vertical pnp, so it's collection must be connected to gnd. L-pnp can put in a single n-well. plus-nplus-plus is a lpnp. When we have triple-well, a p-well in the deep-nwell, we can use npn, either vnpn or lnpn. Thanks!
  12. H

    bandgap & BJTs in TSMC18

    Hi, I'm designing a Bandgap in TSMC18 process. Simulation shows "beta" of vpnp is quite small, about 2.5; "beta" of npn is about 23. It seems I must use npn instead of vpnp? Why "beta" of vpnp is so small?(I've heard that "beta" of vpnp is bigger than lpnp, which is no bigger than 5) Why so...
  13. H

    cadence corners tool and mento carlo analysis questions

    corners analysis cadence You're right. But what I really want to know is how to set these variables. Or can U give me some references? Thanks!
  14. H

    cadence corners tool and mento carlo analysis questions

    cadence corner analysis Hi all, corners analysis is not avilable in my system. when I run it, icfb complains"corners tool preload not done yet,..." & How to use the mento carlo analysis tool? Thanks in advance!
  15. H

    What is the best Antivirus software on the market?

    Best Antivirus kaspersky Macfee I think
See more

Part and Inventory Search

Back
Top