Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by helimpopo

  1. H

    I have some questions in the verilog code of 8051 ALU module

    TC_int = TC | 1'b0; LEQ_int = LEQ | 1'b0; TC determines whether the number is signed or unsigned, so what does TC|1'b0 mean? Is there any difference between signal TC and TC_int? TC is a one bit signal. Another question. I find the verilog code of ALU very interesting. The coder wrote...
  2. H

    How is Marvell's system validation position in China?

    JD: Responsibility: This person would be responsible for development of tests and test strategies for the validation of SOC peripherals such as UARTS, MIPI DSI and CSI, SSP, power management, DDR, LCD, HDMI, USB and graphics in a pre and post silicon environment internally development by our...
  3. H

    what's wrong with the spice code of a ms-trigger

    * bsim3trigger.sp--- cmos ms-trigger .lib 'D:\Hspice\tsmc018\MM018.L'TT * Set TSMC 0.18um library .option list node post .tran 50p 3000p .probe tran + clock=par('v(clck)') + data=par('v(d)') + q=par('v(q)') .ic v(q)=0 $ set initial value. * waveforms vdata d gnd pulse(0,1.8 200p,40p,40p...

Part and Inventory Search

Back
Top