Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi. This is my first post on EDA forum. I am currently doing unit delay gate-level simulations. I see lot of glitch power in my design. In order to trace the glitch, I would like to count the number of gates through which the glitch propagates until it hits a sequential and stops. Is there a way...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
