Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by hdqkwr

  1. H

    LDO simulation- do we need to include bypass capacitor

    Re: LDO simulation Yes, the by pass cap will have effect on your LDO stability. Besides, bond pad and wire condutance may need to address, it may affect your transient response.
  2. H

    How to determine the bitwidth of the Halfband filter

    If I design a Multi-stage decimation filter,say: first stage, CIC filter second stage, Halfband filter ...... Then , if the bitwidth of CIC filter output is 16bits, what the bitwidth of the Halfband filter would be needed. I have seen some papers, the bitwidth of the Halfband filter are...
  3. H

    measurementof SFDR and SNR of ADC in cadence

    Is anybody have some scrip example,can anyone show some to me.
  4. H

    Instance length does not fit the given lmax-lmin

    spectre lmax-lmin or wmax-wmin Hi cherryic,you can use m(multiplier) together with w to represent your width, say m=4 w=10u to represent w=40u.You should not modify the model.
  5. H

    How to simulate SAR ADC

    how to simulate adc I use Hspice for my simulation. And I will deal with the test result in Matlab. Added after 17 minutes: To pixel & ashish_chauhan, Thanks for your kindly reply. But I still have some questions. First,how do I introduce this mismatch?Is this mean that size my transistor...
  6. H

    How to simulate SAR ADC

    sar simulink matlab Hi,everybody. I want to make a SAR ADC, but I don't have any idea of simulating the index of this kind of ADC. Can anybody show me how to simulate the performance of SAR ADC, such as INL , DNL, SFDR.As the SAR ADC has to use multiple clock cycles to complete a convertion...
  7. H

    A question of CDL out

    I get the foundry model of resistor has the following form: .subckt subname n1 n2 l=length w=width r1 n1 n2 ... .ends subname But in CDL out, I can only output the following form of subckt. such as: .subckt subname n1 n2 r1 n1 n2 ... .ends So I can't use my spice model directly,I have to...
  8. H

    How to add a stimuli from a file to act on my circuit in Cadence?

    Re: Cadence You can reference to cadence spectre user guide.
See more

Part and Inventory Search

Back
Top