Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Thank you, I guess I was indeed confused about the concept of an ideal value. Now its cleared, there is not a single ideal value, just different optimum values for different scenarios!
Hi all.
I'm trying to implement a PI controller using op amps. I want to know what considerations I should keep in mind when designing the controller in hardware regarding the non-idealities of the 741 op amp.
Hi all. I'm trying to make a data logger utilizing USB interface using a p18f4550. My requirement is that the data converted by the PIC's ADC would be available in MATLAB. I need help regarding the following
- I'm confused as to which driver to use in the firmware. Should I go with the HID...
Hi all,
if A,B and C are 8 bit deep RAMS then why does this code produces a multidriven signal error
for (i=0;i<16;i=i+1)
begin
for (j=0;j<8;j=j+1)
begin
A[i][j] = B[i][j] ^ C[i][j];
end
end
whereas this one produces no error
for (i=0; i<16; i=i+1)
begin
A[i] = B[i] ^ C[i];
end
Is there a difference between the following two statements?
reg [7:0] a,b [0:1023];
AND
reg [7:0] a [0:1023];
reg [7:0] b [0:1023];
I'm just curious because declaring them together caused my code to go haywire, whilst declaring them separately solved everything!
HI all.
Is it possible to pass a RAM as an argument in a verilog task. Also can a task return a value as a RAM?
for example is the following code acceptable?
task xyz();
input [7:0] reg_in [0:3];
output [7:0] reg_out [0:3];
endtask
PS can a task return a value (like a C++ function)
Can you please mention some, for future reference, so I may avoid these errors in future.
Also I normally directly map my code after every few lines (like compiling a C++ code after every writing every few lines) just to check that I'm on the right track. Is this a good practice?
This is my...
Hi,
i'm unable to figure out why i'm getting the following error.
ERROR:Map:116 - The design is empty. No processing will be done.
ERROR:Map:52 - Problem encountered processing RPMs.
module AESEncryptor(InputPlainText, InputPassword, OutputCipherText, clk, rst_n
);
input clk,rst_n...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
