Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
If layers 3 and 6 have sensitive signals, you may want to consider making it a 10 layer board and make inserting 2 power planes between 4 and 5 making L-5 GND. this is the safest approach.
If you want to keep it as a 8-layer board, then maybe making L-2 a power plane would be safer. just fill...
Hi,
I always use center of symbol as my origin, with uneven parts i pick the center of the pads, if the pads were uneven as well i would go with pin #1
do not worry about manufacturing and shorting etc.. the manufacturing engineers will fix anything if needed.
regards,
Hashem
Hello,
I have had the same issue before and I worked it out in a weird way but it was the only way that enabled me to do so.
First go to your schematic symbol and add pins with the same number of vias needed (you can make these pins invisible to avoid confusion).
Then go to your footprint and...
Refer to the old thread I posted in the first post for info.
It does not reset the processor, it creates a short circuit so power goes off and back on hence causing MCU to reset. this happens due to the feedback loop on IC6 which has -ve voltage.
does this make sense to you?
Edit:
when we...
Hello, Following the thread @ https://www.edaboard.com/threads/pic18f25q10-a-d-module-functionality.395679/#post-1699834
We are suspecting that there is an issue caused by the ZCD module, we are using: PIC18F25Q10-I/SP (Datasheet...
Hello,
Regarding schematic issues, we had this same schematic setup done to a different MCU:PIC16F876A-ISP (Schematic attached), it worked just fine! now I am just trying to upgrade the MCU and got too many problems.
Some points we can do for the design to improve such as points 2,3 and 4.
for...
In addition to what FvM said above, I suggest placing the caps at the FPGA side, as it does not make much difference but in all cases the FPGA can be more susceptible to EMI and this should help reduce it in case of there was no signaling.
Hi, here is the code we wrote for this:
/**
* Initialization routine
*/
void init(void)
{
#ifdef _PIC16F876A_H_
// Conversion Clock:
// Fosc/2:000
// Fosc/4:100
// Fosc/8:001
// Fosc/16:101
// Fosc/32:010
// Fosc/64:110
// must be selected to ensure a minimum...
Hello everyone,
I am using a PIC18F25Q10-I/SP MCU in one of my designs and one of its main function is to read a changing value of 0-5v coming from an inverting Op-Amp.
the input is tested before with a different MCU and is working properly but when it's connected to the bespoke MCU it...
Good day everybody,
I need someone that has experience with the CM108B chip (Datasheet: https://www.qsl.net/om3cph/sb/CM108_DataSheet_v1.6.pdf )
I am designing a board that requires converting (SPK+ SPK- and MIC+ MIC- Analog audio signals from SIM800L module (Info...
Hello sabu31,
I am here to make few comments about the PCB, first, try to minimize the length of the HV traces and widen them up, this can be done by rotating the rectifier circuit and bringing it closer to the input. Second, you can always have the GND plane as a copper pour over the bottom...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
