Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: about Gated clock
If your DFFs to be clocked are in the posedge clock domain, you need to generate the
clock_en signal at the -ve edge. So when the clock is gated, it happens on the negedge
which would take care of glitches and metastability.
Basic principal is to gate (disable) the...
NC-Verilog Simulation tool for adding library for netlist sims:
You need to add
-y /<directory path of the library here>/unisims +libext+.v
Here unisims would be library name
You can supply this via command line or at the start of the list of files.
microprocessor related projects for final year
What are the requirements of the course set for the project?
Did your school define the complexity of the project?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
