Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re:combinational circuit frequency division
Take an xor gate connect output to the one of the input of the same. give clk signal as the 2nd input. the verilog code for the same is given below
module hari (input in,rst,output reg ot);
always @(in or rst)
begin
if(rst)
ot<=0;
else
ot<=ot ^ in...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
