Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
ADPLL I mean a divider less, TDC based design that all the blocks are digital except the oscillator which is analog but is controlled digitally (digital controlled oscillator).
Hello,
many advantages are mentioned in the papers related to Digital PLL but I see also many designs that still use Analog PLL. Can anybody help me to know that why still analog PLLs are popular and what are their advantages?
Thanks
Hello,
How is possible to do stability analysis for the time domain pll in simulink? is it possibe to use bode plots from simulink linear analysis for time domain pll?
Hello,
I have a basic question about the noise simulation for the digital controlled oscillator in matlab. There is two profiles for the phase noise as the attached figures. One (left side) is obtained by importing the phase noise at different offsets to matlab. The other (right side) is...
Re: transfer the phase noise characteristics from matlab to simulink
yes, I understand this model but I have problem that I don't know how to add the phase noise of VCO in the model
Re: transfer the phase noise characteristics from matlab to simulink
it is frequency domain characteristics
I want to use this phase noise characteristics in simulink.
I used the code in the following link for the phase noise simulation...
Hello,
i have the phase noise characteristics of vco in matlab. I want to transfer this to simulink for further processing. Does anybody have an idea that how it can be done?
Thanks
Hello
I should implement a proportional- integrator loop filter. in the integral part, there is one accumulator which I implement using full adder as in the picture. there is 6 bits at the inputs of full adder and the output with carry is 7 bit. But it seems that here the carry is ignored, does...
Frequency command word to a digital phase locked loop
Hello,
does anybody know that what is the frequency command word for the implementation of the DPLL? I mean what kind of input source should I give to it?
Hello,
I want to learn about digital phase locked loop design. As far as I search, there are implementation about it in some thesis or articles which explain their main blocks like TDC, DCO,... I understannd their concepts but I have problem about the interface to connect this blocks. for...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.