Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Verilog-flexible wire name ussing 2d array method?
hello everyone,
I want to write a flexible design , so I need to set my variable by parameter like
wire [31:0] v_sum [0:`Y_FRAME_WIDTH -1];
[[[[My question is can I see this v_sum[0] as a wire with 32-bits ans then connect it to a module...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
