Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
What is baud rate. I don't understand it completely. All i know is, it act to slow down the clock for the data transfer or am i wrong about this. How can write its
verilog code for the baud rate generator.
I'm suppose to target my VGA controller to spartan 3e . It has clock of 50Mhz and the design is for 25Mhz. How do i want to solve this. Can anyone give an idea.
For this project, my supervisor want me to design VGA controller based on state machine. I already have the code and some explanation of it. I already draw a state diagram for it based on the code and she kind of reject it. I have no idea what VGA controller state machine looks like.
I have already research the internet and book. I just can not find any state machine regarding this project. A lot of example that i found just simply explanation on the verilog code. Can some one suggest a basic FSM for this project title.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
