Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Thank you for explaining first.
I am studying to understand the Schmidt trigger circuit for IC's input noise.
The example is shown in the picture below.(this block diagram reference is 6EDL04I06PT(gate driver IC)
In the reference book, when the input is 0 as follows, the VZ node is defined as...
There is a question about the Schmidt Trigger Circuit.
Under the initial input of 0, M1, M2 is on, M3,M4, M5 is off, and as vout = VDD, M6 is on.
Here, VZ is Floating Node, which is defined as VDD-VTN. I wonder why VDD-VTN.
Is it related to Pass Transistor Logic? Is it related to channel condition
i want to customize graph properties in virtuoso. i mean can you change default graph option or properties?.
how to change graph option or properties in detail. please......!!
Hi
The above picture is DC1762A-A schematic.
I think it's a circuit that convert single-ended to differentional signal, and I want to know why the two transformers are connected like that. Is it related to harmony or noise, or is it related to the input range?
I designed a two-stage op amp last year. A chip is expected to come out in the middle of this year, but a pcb should be produced to determine whether the above op amp works well.
I try to find a good reference book or book because I don't have basic knowledge about how to design an general pcb...
I am planning to design it like this picture. so i want to get Av=500V/V Unit_G=50Mhz about folded cascode amplifier. so i think V dsat (current source in common mode feedbackback) is too large.
Currently. i am designing a folded cascode amplifier. i try to configure the feedback circuit using the DDA(Differential Difference Amplifier) CMFB circuit by settling vdd to 1v and output common mode to 0.5V . I don't think this is possible because of the threshold voltage. what do you think...
Fisrt, I've used cadence virtuoso , but never used HSpice before.
Of course, I thought I could change the parameters through the document, but I asked because I wanted to get confirmation from others.
I want to modify HSPICE mosfet parameter value. so i have two questions.
1. is it possible?
2. if 1 is possible, how to modify mosfet parameter value(ex..T_ox, C_ox, lammda, mobility etc)
thank you for answer
Your answer is correct. but as i know, dithering has two types: Subtractively dithering, nonsubtractively dithering.
i think, you answer is nonsubtractively dithering. What I'm curious about is subtractively dithering.
I think I need to study more.
anyway, thank you for your answers.
I would like to know why PN noise samples are put in ADC input. What would happen if PN noise was not added?
I am not good at English. Please forgive my poor expressions.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
