Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
We are designing a two stage Cmos opamp using cadence 180 nm technology.We tried P E Allen Text book procedure but the output is getting saturated.We are not even getting the high gain.Can anybody suggest us the design which will give us around 80db gain.We need it for a comparator in SAR...
we are designing sar adc in cadence for medical imaging applications.we are planning to use 2 stage cmos opamp for comparator.Anybody please suggest how should our 2 stage cmos opamp design be.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
