Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Because I want to ac coupling a high speed signal, the cap must be small(around tens fF). Just a trade off between common mode settling time and input signal speed.
dac simulation
I'm now designing a current DAC. Beacuse it's the first time I design this kind of circuit, I don't know what kind of simulation i need. Is there any intact testbench for DAC simulation? Thank you.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.