Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hi,
i have tried initially with simple modules like addition, subtraction and multiplication modules but i cannot get the output,
thats why i asked for a simple example with code,
Hi, Thank You
i tried this but couldnt get the output. shows error in modelsim, can u kindly send me the example with 3 modules like addition, subtraction and multiplication. And call them using the if, else if and else conditions in the main module...
Hi Thank you,
Can you please give me an small program with example how to use the 'generate' loop to call mutiple modules in an if, if else, else if loops..
I WANT TO CHECK FOR MULTIPLE CODITIONS USING IF ELSE LOOP .. for each conditions i have to call multiple modules.. how can i check my conditions and call the respective modules in verilog..
is there any goto and end syntax or similar syntaxes present in verilog
help me...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
