Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I was in PCB design and IC substrate design for 3 years. I am interested in moving to Signal Integrity.
Is this a good choice? Will it affect my payscale when I switch the company, Since I will be considered as fresher to Signal Integrity. Experts please answer.
Also doing PCB design along with...
I didn't see this in online...I am working in PCB design and Substrate design for Ics using Cadence Allegro tools..There is seperate spacing constraints for pouring dynamic Shapes from our manufacturers. If anybody knows answer for this..pls explain...
Hi all,
I have some doubts regarding the Design For Manufacturing(DFM)
I wonder why we need to maintain more spacing for shapes in PCB.
For Ex trace(copper) to other elements we will maintain 0.2 mm gap and Shapes(Copper) to other elements we will maintain 0.4 mm. Can anybody explain the...
Hi all,
I have a doubt in giving the reference to the signals in High speed PCB. I am working on 16 layer board. My stack up is as below. I have a plan to route the high speed signals in L3. There is continuous GND plane in L2 but I cant give continuous power plane in L4 as the designs have...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
