Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
I am designing a two orthogonally polarized port patch in CST. I calculated the feed width using the calculator tool and fixed the width. But after the simulation i am getting high impedance in the far field for two ports. how to get the line impedance to 50ohms for two ports
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
