Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by gmailbond

  1. G

    Some help needed in clearing doubt

    So is there possibility that a custom guy can switch to PD domain down after couple of years working in Layout
  2. G

    some tips needed from senior analog layout guys

    Hello guys,I am new to the custom layout domain,So wanted to know like wat do a Layout guys need to learn to excel in layout. Like some tips from experienced Layout guys out here who could give me some tips like wat to do and what things to be noted down and so on as i am a fresher in the analog...
  3. G

    Some help needed in clearing doubt

    Can a Custom Layout guy switch to Physical Design(Pnr) Domain after having some experience in Custom Layout
  4. G

    Queires need urgent solution for it ,please do help me out

    Please do provide some solutions for these queries as i need to know the solutions 1. What kind of issues or a report does a Backend Physical Design guy give to the Synthesis guy ones he has received the netlist. And what checklist should be done by th PD guy before starting off the flow...
  5. G

    Query regarding PDK's(Urgent help needed)

    sorry if wrong but i came across like CDF stands for Component Description Format is it write or wrong please do correct me Added after 36 seconds: and wat does callbacks,netlisting and qualification data means when related to PDK
  6. G

    Query regarding PDK's(Urgent help needed)

    1. What does these all terms refer to like Development and maintenance of PDKs, creation of techfiles, symbols, PCells, Call Backs, CDFs, netlisting and the creation of Qualification data. 2.Can any1 name some PDK automation tools 3. can any1 refer some book for PDK or mail me...
  7. G

    Interview ques? which was asked. Need some help in solving

    Re: Interview ques? which was asked. Need some help in solvi Hi arjun, The question was as it is with no other info given ,u need to assume the values for the capacitor,when we asked the interviewer. So like wat is the voltage of C2 with the assumed conditions 1.C1=C2 2.C1≠C2
  8. G

    What is a weak buffer? request for resources

    weak buffer Can any1 explain in detail or provide some material or any online links
  9. G

    Interview ques? which was asked. Need some help in solving

    1.One inverter is connected to 20 inverters. Wp/Wn of all 20 inverters is 2/1. Scale the driver inverter appropriately. 2.What are the critical issues during synchronising between 2 clock domains? 3.Two capacitors in parallel with a switch in between. Initially switch is open and C1 is charged...
  10. G

    What issues can be faced while each Physical design stage

    physical design stage What kind of issues can be faced while each Physical design stage? And ways to overcome those issues?
  11. G

    Steps needed to be taken care while doing Floorplanning

    While doing floorplanning what needs to be taken care?How to proceed with the flooplannning steps in a sequence?
  12. G

    What kind of issues can be faced while Physical design

    What kind of issues can be faced while Physical design in each step particularly in Floorplanning Placement CTS Routing And ways to overcome them?Or can any 1 suggest some good book on PD which explains each step in complete detail
  13. G

    While doing Synthesis who gives us the constraints to set?

    While doing Synthesis who gives us the constraints to set and on what basis do they give? And on what basis we judge that the Synthesis step is over and proceed with the next step?
  14. G

    What is the difference between STA and CTS?

    What is the difference between STA and CTS when the goal of both the processes is same?Which is given highest priority and why? Why cant we fix hold time in front end as we do setup and then move on Back end?
  15. G

    What are Scan Chains?What does it contain(combo logic or FF)

    scan chain What are Scan Chains?What does it contain(combo logic or FF)? Why do we detach Scan Chains before proceeding to Placements (though the area for Scan Chains are taken into consideration in Floorplanning)and attach again after CTS?

Part and Inventory Search

Back
Top