Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by glb

  1. G

    How to calculate minimum frequency of a logic

    hmmm, anything slightly faster than DC?
  2. G

    interview qstn on comb ckt to remove less time pulse

    Be interested to know the answer...if there is one... It would have to rely on combo delay, which would be very PVT sensitive would it not? I'm sure you could come up with a pulse-rejection cct, but how accurate to 5 ns it would be I don't know. Unless it's a trick question where they want...
  3. G

    Tcl and Perl for backend VLSI design

    Re: tcl or perl To be honest, once you learn one you learn them all for the most part. The point is that they are dynamic and typeless for the most part, and are very good at manipulating test with REGEXP. PERL/python/ruby are probably better and faster for text processing than TCL.. but the...
  4. G

    interview qstn on comb ckt to remove less time pulse

    So can be a flop for that matter **broken link removed** Is a ring oscillator combo logic?
  5. G

    What are the most important benefits of DDR?

    Re: DDR?? Thanks. I am talking theoretical - and not about RAM per se
  6. G

    What are the most important benefits of DDR?

    Re: DDR?? Right, so if the single-rate clock is manageable, then there's not much benefit going with double rate?
  7. G

    interview qstn on comb ckt to remove less time pulse

    Rely on gate capacitance to do RC filtering?
  8. G

    Looking for materials about SDC constraints

    Haven't used these a whole lot... but does anyone else find them a little confusing? i.e the 'naming' of the constraints don't always seem straight forward. I guess once you understand them it's Ok, but initially they don't always seem intuitive.. Any good references for SDC? i.e a tutorial...
  9. G

    how to display text in vhdl?

    Pretty sure we can only use '$display' inside always/initial/task/function, etc... You can use 'report' in other places, like procedures, functions, etc. Where else would you want to use $display or 'report'?
  10. G

    What are the most important benefits of DDR?

    I don't quite get the big deal with DDR... meaning is there a big savings by having the clock run at the data rate as opposed to 2x? Say the data is toggling at 50 Mhz, DDR would use a 50 Mhz clock, but a single data rate would use 100 Mhz clock. No big deal. But say the data rate is high...
  11. G

    Looking for schematic for a VXI Backplane

    Re: VXI Backplane Schematic Are you designing a custom backplane or a custom card?
  12. G

    Board to Board bus - high speed short distance connecytion

    Board to Board bus Hi, Need to run a bus from one VPX card to another (dumping data from one FPGA to another). Nominally, it's 16 bits @ 125 Mhz ( 2 Gb/s) . Trying to determine if we can do this (easily) in parallel with single ended signals on say a ribbon cable? Or is it too...
See more

Part and Inventory Search

Back
Top