Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi all,
I am trying to do the following in a process in VHDL:
process(FAST_CLK)
begin
if rising_edge(FAST_CLK) then
if RESET = '1' then
AUDIO_OUT_VALID <= '1';
AUDIO_OUT <= AUDIO_IN;
else
case top_state is
when...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
