Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by gigle

  1. G

    serial charge redistribution DAC

    Serial charge redistribution DAC is known as the simplest DAC. Have you ever used this in real chip?
  2. G

    How to call a different language from Verilog?

    I need a function that replaces some strings from existing file. Do you have any idea how to implement this function with Verilog. Calling different language such as C or script should be OK. In this case, please let me know how to call different language from Verilog. Example: "file.i" 111...
  3. G

    parasitic capacitance calculator

    Do you guys know the name of the tool that calculates parasitic capacitance. The input is vertical structure including the dielctric constant of the intermediate layer and the spce between metal lines and the width of each metal lines... It shows the information graphically like this...
  4. G

    How to simulate Dynamic Circuit RIGHTLY?

    You should know where the floating node is when you design dynamic circuit. But you are still not interested in the floating nodes, try the option, gshunt=1e-9 or smaller value.
  5. G

    How to simulate Dynamic Circuit RIGHTLY?

    set initial conditions to the floating nodes.
  6. G

    Are nanophysics devices the new direction in technology?

    Re: nanophysics I think it is feasible. We will be able to see the nano device in memory industry first.
  7. G

    The principles of delta sigma modulator

    Re: Delta sigma modulator Principle : To track the signal reducing quantization error with higher than Nyquist frequency. Advantage : To get high resolution with low low resolution component.
  8. G

    Can I use MOS in the off state to obtain large resistance?

    Re: MOS in the off state Considering junction leakage current, I would say "it is not practical"
  9. G

    Questions about Ocean script

    ocean script Hi all, I am not familiar with Analog-Artist but I think the Ocean script is very powerful tool. 1) Is there any way to use ocean script in line command mode? 2) Is there any way to use ocean script with the netlist not generated from Analot-Artist? I mean, just with the normal...
  10. G

    3dB frequency / knee frquency

    You can construc the square wave from sine wave. In this case you need infinite number of frequency components of sine wave, therefore the bandwidth of ideal square wave is infinity. Many digital communication books are dealing with the concept of data rate and band width. And also you can...
  11. G

    store data in a dataflash

    Read/Write speed of flash memory is much slower than RAM. If your application doesn't require such a high data speed than you can use the flash memory as a system RAM but if it does then you can think of different approaches. 1) the way you suggested (after power failure, store the data by aid...
  12. G

    How long is the life of flash memory?

    Re: Flash memory Flash memory utilizes direct tunneling in NAND type flash memory and hot electron in NOR type flash memory. To do this flash memory cells require high voltages. The required voltage level in NAND type is higher than in NOR type because NAND type utilizes direct tunneling. This...
  13. G

    1bit DAC in sigma-delta DAC

    Yes, you are right. But as long as the BW of the OTA is large enough, a SC filter is less sensitive to clock jitter than a CT filter. The requirement of high BW OTA is the drawback of the SC filter. Thanks
  14. G

    pipeline ADC- parasitic input capacitance HELP!

    The same.... But for both nmos and pmos device the Cgs in saturation region is (2/3)WLCox, not just WLCox. And you have to take (1+beta)Cgd into account. Usually you can not ignore this component. beta is the gain from gate to drain of input device.
  15. G

    1bit DAC in sigma-delta DAC

    A simple inverter may be a good choice for the 1-bit DAC followed by continuous time filter. The possible problems of this DAC are 1) clock jitter and 2) rise and fall time mismatch of the 1-bit DAC (inverter).

Part and Inventory Search

Back
Top