Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by ggennai

  1. G

    Signal integrity question

    Well, I found the mistake. It was in the x axis. It is not "Position along the line". It is simply time. In the image my simulation with LTSpice.
  2. G

    Signal integrity question

    Hi I think that the termination does not care cause in the image the slope did not arrives to the far end yet. I think the author shows secesive images of the traveling of a slope in a long line. This is the active line. In adition he shows the crosstalk in the quiet line. My question : Is the...
  3. G

    Signal integrity question

    Hi everybody, I´m new in SI world. I´m reading Dr Bogatin´s book "Signal and Power Integrity simplified" and I found this figure. Could somebody explain why the far end of the line 1 is high if the transition y from 0V to 1V ?

Part and Inventory Search

Back
Top