Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
HI Biju,
Thanks for the valuable reply.. i am using cadence 16.2v, i want to know how to make back drill and what are the procedure's we need to follow ..
Thanks and reagards
Geekay
Hi..
Could any one please help me.i want to know before start the cad what are the rules we have to follow for back plane board. If any one having details about the back plane board documents please share here... :)
Thanks
Geekay
Ever since I installed the 16.2 software I cannot get any skill programs
to work. I haven't changed anything else and all of my skill stuff was
working great until this new installation. Is there some new setting I
need to change?
Allegro.ilinit file is in my pcbenv directory and all of the...
Hai All,
i am using allegro 16.2v. My problem is when i trying to place the component manually in my board file i couldn't able to place the component . i got Error message like
"program has encountered a problem and must exit. The database will be saves (if applicable).
obtain the latest...
Hi Karesz,
Thanks for the reply.
Now i am Reduced the Pad size 16 mils to 13 mils pad. so we have a 10.3 mils air gap between the Staggered pin's.
Now i can take the inner layer traces from the BGA inside pin's,but i need to put the via's(8 mils drill and 12 mils pad size) on pad.
if i put...
Hi Karesz,
in our pcb manufacture least dril szie is 8 mils.
in this case how can i put the micro via's in between the Bga pad's.
if u pit the via's on BGA pad's i cannot take the traces from inside of the BGA pin's. because the BGA pin pitch is very less (.419) 16.5 mils and the BGA pin to...
Hai everyone,
i am using the intel proccessor .424 MM pitch Fbga this is the Different type of pin array's
can any one please suggess me how the via's put inside of the BGA and what is the Via Size?.
i here attached the intel Fbga foot print PIC.PDF
thanks
geekay.
Re: skill file run Error
Hi lhademmor,
Still i am getting same problem "E- Command not found: conv" .
my Allegro tool is installed in C drive and my board file are saved in E Drive.
Thanks
Geekay
Re: skill file run Error
Hi Ihademmor,
still i am getting error in allegro tool . i hare attached my allegro.ilinit file . please look that file and give your comments.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.