Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Could you please explain why the phase shift & cppr are being added and why uncertainity is being subtracted to get required time? how should I interpret negative clock network latency? what is end arrival time. Is it the delay of the capture clock path?
Re: thershold voltage
The electron that are released from the dopant atoms in the substrate move randomly in the substrate when there is not supply applied. When there is an electric field in the channel the electrons start moving in a particular direction from source to drain. The voltage...
Initially I ran the timing report for parent and child blocks sperately and finally ran the flat timing. The results that I got for the parent and child blocks is totally different from the flat timing. my doubt is when I ran the timing report for the parent block, that itself contains the child...
Initially I ran the timing report for parent and child blocks sperately and finally ran the flat timing. The results that I got for the parent and child blocks is totally different from the flat timing. my doubt is when I ran the timing report for the parent block, that itself contains the child...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
