Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
Why and how is the second apmlifier ''acOpenDiff'' added?
I mean how do i use verilog A to do this?
Also please explain why is voltage sources at output of first amplifier added?
Hello All,
what is the difference between these two conditions:
1. the bulk and source of a nmos is connected together and both are grounded (assume a current sink nmos)
2. the bulk and source of a nmos is connected together and both are at some positive potential(assume a cascode nmos ).
i...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.