Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I have deleted the rooms that way. But when use zoom/all, the display area is the board plus the rooms' area. How can make this display normal?
Added after 7 minutes:
When delete the rooms, sch update pcb always say add rooms that have just deleted? How can you do?
Or is it very important...
I have not used the ROOM in protel 99SE and DXP. But when i update PCB from sch in DXP, there are many ROOMs in the PCB layout. It seems that i do not delete them because errors will be generated when update PCB. Who can explain the usages and meaning of ROOM? How can i deal with them? THX!!!
I am designing a 8bit 100MHz Pipeline ADC, and the result puzzled me.
The structure is 1.5bit/stage *5 + 3bit/last stage. The result is that 1Lsb is always wrong. Can someone give some advise ? Or point some key notation?
Additions: In this design, there are a S/H circuit, gain stage(include...
When I do trans simulation, i wann to change a cap value during the simulation, not restart the simulation, but in the simulation to see the parameter of the cap influence the result?
How can i do using the hspice or spectre in the analog artist? Thx 8)
Maybe I don't speak it clearly, I give...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
