Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: DSP code security?
I reality it has not such type of security in flash , but now the most constructor of DSP and particularly in fpga design utilise a cryption algo to protect data & program in flash (code=>cryption=>load in flash) altera corp developped this type of security you can see in...
fpga delay line
I have problm with adaptive filter implementation in fpga altera device can anyone suggest me a methode for implemeting a delay line in graphigs mode.
kind regard's
Re: please help signal processing " daptive filter"
Mr ishtiaq
In fact a have a signal time varying exactly "GSM " a search a filter to performe the filtering the echo compenent form amplified signal GSM REPETEUR ISO FREQUENCY
Thanks for reply...
Re: please help signal processing " daptive filter"
in fact echo canceler it mean a process to eliminate the signal x(t+β) that return via a feedback "space"in the receiver
help signal
good-morning for all
I have project of amplification a High frequency signal x(t) with frequency f that I received from antenna, next after transpose RF/IF and after filtering the intermediate frequency by pass-band filter center in IF I will amplify the signal in high level...
i am a bigginer in dsp field i have a project school " echo canceller for radio communication ", so i started to implement lms algo on FPGA in altera device I 've build some structure but remaind a probleme of ceoficient in fixed point notation , how I can implement a fixed point in fpga!!.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.